Normal view MARC view ISBD view

Design and Implementation of phase locked loop for power applications

Tejswi A EDM12B006

Design and Implementation of phase locked loop for power applications - IIITDM Kancheepuram Department of Electronics Engineering - Design and Manufacturing 2016 - 27 p

B.Tech Theses

Subjects--Index Terms: loop

Place hold
Print
Add to your cart (remove)
Save record
BIBTEX Dublin Core MARCXML MARC (non-Unicode/MARC-8) MARC (Unicode/UTF-8) MARC (Unicode/UTF-8, Standard) MODS (XML) RIS
More searches

Search for this title in:
Other Libraries (WorldCat) Other Databases (Google Scholar) Online Stores (Bookfinder.com)