Image from Amazon.com
Introduction to logic synthesis using verilog HDL
Publication details: Morgan & Claypool Publishers 2006Description: vii, 75 pISBN:- 9781598294040
- 004.436.2 REE
| Item type | Current library | Call number | Status | Date due | Barcode | Item holds |
|---|---|---|---|---|---|---|
Books
|
IIITDM Kancheepuram Library General Stacks | 004.436.2 REE (Browse shelf(Opens below)) | Available | 0003483 |
Total holds: 0
Browsing IIITDM Kancheepuram Library shelves, Shelving location: General Stacks Close shelf browser (Hides shelf browser)
|
|
No cover image available |
|
No cover image available |
|
|
||
| 004.436.2 PAL Verilog HDL | 004.436.2 PAL Verilog HDL | 004.436.2 PER VHDL | 004.436.2 REE Introduction to logic synthesis using verilog HDL | 004.436.2 ROT Principles of digital systems design using VHDL | 004.436.2 ROT Digital system design using VHDL | 004.436.2 ROT Digital system design using VHDL |
There are no comments on this title.