Normal view MARC view ISBD view

Design of an Optimized low power vedic Multiplier Unit For Digital Signal Processing Applications

Nandita Bhaskhar

Design of an Optimized low power vedic Multiplier Unit For Digital Signal Processing Applications - IIITDM Kancheepuram Dept of Electronics Engineering 2014 - x,63 p

B.Tech - Theses

Subjects--Index Terms: Processing Applications

Dewey Class. No.: 621.391.81 NAN

Place hold
Print
Add to your cart (remove)
Save record
BIBTEX Dublin Core MARCXML MARC (non-Unicode/MARC-8) MARC (Unicode/UTF-8) MARC (Unicode/UTF-8, Standard) MODS (XML) RIS
More searches

Search for this title in:
Other Libraries (WorldCat) Other Databases (Google Scholar) Online Stores (Bookfinder.com)